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The paper deals with the problem of obtaining an asynchronous control network 
through the combination of smaller ones, preserving some network properties. 
A control network is a set of interconnected circuits, each one performing an 
asynchronous sequential function. The operation speed of such a circuit is sup- 
posed to be unknown, and stray delays of arbitrary size are supposed to be present 
on the interconnection wires. An abstract model is utilized as a means of describ- 
ing network behavior. Two network properties are considered, i.e., persistence 
(no signal is lost) and activity (there are no hang-up situations). Necessary and 
sufficient conditions are established to assure that a network, obtained by 
interconnecting smaller ones, is persistent and/or active. 
I .  INTRODUCTION 
Let us consider an asynchronous system, that is, a system not controlled by a 
master clock, but comprising a set of mutually asynchronous units. The units 
exchange information that consists of data to be elaborated and of signals 
regulating the action of the units. 
In any particular unit we shall consider explicitly only the portion of the control 
part (control node) regulating the signal flow with other units. The information 
entering in a control node consists of signals and of particular data (parameter 
values) that condition the signal flow. The information going out from a control 
node consists only of signals, as data are generated by the operation part of the 
unit. The laws that determine data values are not explicitly considered, and the 
parameters are regarded as independent input variables of the control nodes. 
The subsystem constituted by the control nodes is called a control network. 
We suppose that the operation speed of every control node is unknown, and that 
delays of an arbitrary size are present on the wires interconnecting control nodes. 
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From a topological point of view, we shall assume that a control network 
satisfies the two following constraints: 
(a) The network is closed with respect o the flow of the signals. In fact, 
since the control nodes interact with the external world in an asynchronous way 
(in the same manner as they interact together), the external world can be 
regarded as one or more control nodes. 
(b) An output erminal of a control node is connected exactly to one input 
terminal of another control node, and vice versa. In fact a fork of wires can be 
regarded as a control node. 
In order to ensure the correct behavior of a control network no signal must be 
lost. In these circumstances the control network is said to be persistent (Muller 
and Bartky, 1959; Miller, 1965). 
Three other important properties of a control network are liveness (Holt, 1968), 
activity (Bruno and Altman, 1969), and determinacy (Patil, 1970). A control 
network is said to be live if no situation is reached whereby no signal is ever sent 
on a give n interconnection wire. A control network is said to be active if no 
situation is reached in which all the control nodes are definitively blocked. 
A control network is said to be determinate if every control node, starting from 
a given internal state, always produces the same signals, whenever the same 
signals are sent to its input wires. 
In this paper the problem of constructing a control network by interconnecting 
smaller ones is considered, while still preserving the properties of these smaller 
networks. The properties explicitly considered are the persistence and the 
activity. More precisely, necessary and sufficient conditions on the networks to be 
interconnected are given, in order to establish if the resulting control network 
is persistent and/or active. 
The preservation of the determinacy has not been considered, since there 
are many practical control networks that are not determinate (for example, 
the networks containing control nodes performing an arbitration function). 
Moreover, since the liveness and the activity are very similar properties (the 
only difference is that the first property is relative to single portions of the control 
network, while the second one is relative to the network as a whole), only the 
activity has been explicitly considered, as this property is more frequently 
referred to in the literature. On the other hand, in the paper some general 
results are obtained (see Theorems 6 and 7) from which the conditions that 
assure the preservation of the liveness can be deduced with a treatment similar 
to that relative to the other properties~ 
In order to solve the above problem, ahardware oriented model for describing 
control networks, previously proposed by the authors (Corsini and Frosini, 1976), 
has been utilized. This model, as well as a precise definition of persistence and 
activity, is recalled in the nextsection. 
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2. A ~{ODEL FOR ASYNCHRONOUS CONTROL NETWORKS 
The model used in this paper has been developed (Corsini and Frosini, 1.976) 
under the following hypotheses: 
(a) A control node is a circuit having an unknown operation speed and 
capable of executing an asynchronous sequential function without hazards and 
critical races. Moreover a control node satisfies the following properties: 
(1) The input variables are partitioned into two classes: control input 
variables and parameters. The output variables consist of a subset of the internal 
variables. A change in the internal state can only occur in response to control 
input variable transitions. 
(2) Each parameter is linked with one control input variable, in the 
sense that a new parameter value (i) must always be followed by a transition of 
the pertinent control input variable, and (ii) can only be removed after an 
internal state change~ produced by such a transition, has taken place. 
(3) Let us consider a transition of a control input variable. If another 
transition of the same variable occurs before an internal state change produced 
by the first transition has taken place, then the two input signals are lost. In other 
words, the subsequent behavior of the circuits is as if no transition of the 
considered variable had occurred. 
(4) I f  further transitions of different control input variables occur in a 
given period of time and in a given order, the actual input state sequence, which 
determines the operation of the circuit, may consist of any one of the sequences 
obtainable by regarding the transitions however distributed in the time. In other 
words, the circuit may assimilate signals on different input terminals in an 
entirely different order from that in which they occur. 
(b) An interconnection wire between two control nodes introduces a delay 
whose size is arbitrary but finite. 
The model has been obtained by schematizing (see Fig. 1): 
(a) a circuit as a delay-free asynchronous sequential logic, having at the 
control input terminals and at the output terminals delays of an arbitrary size; 
(b) each delay as a transfer operator, whose output variable takes the 
value of the input variable after an unknown but finite time, if and only if the 
value of the input variable does not change while it differs from the value of the 
output variable; and 
(c) a series of transfer operators as one transfer operator. 
In such a way we have a control network representation ( et) consisting of a 
delay-free interconnection of ideal devices (elements), which are now precisely 
defined. 
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FIG. 1. (a) A control network constituted by two circuits C 1 and C ~. (b) Schematization 
of the circuits and of the intereonnection wires. (c) The  corresponding net, as a delay-free 
intereonnection of two elements E 1 and E 2. 
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DEFINITION 1. An element is a device with n control input variables x 1 , 
x 2 ,..., x,~, p parameters qo 1 , 92 ,-.-, %,  m internal variables Yl, Y2 ,-..,Ym and 
q ~ m output variables Z1 , Z 2 .... , Zq, giving rise to: 
(i) m logical asynchronous functions 
Y i  ~ f i (x l  , x2 ,..., xn , 91 ,  ~°2 ,..., 9~ , Y l  , Y2 .... , Ym), i = 1, 2,..., m, 
where sortie sequences of the input variable values are possibly excluded; and 
(ii) q transfer operations 
Zj+-y j ,  j=  1, 2,..., q. 
Each logical function f i (  ) yields a new value of the internal variable Yi  • When 
Y i  ~ Y i  , the variable Yi  is stable. When Y i  =# Yi  , the variable Yi  is unstable, 
and the time required for the variable to attain its new value (to switch) is 
assumed to be equal to zero. Each output variable Zj takes the value of the 
corresponding variable y j .  When Z 3 @ y j ,  the variable Zj is excited, and the 
time required for the variable to switch is neither constant nor bounded, but 
finite. Each variable Zj ,  if excited, actually switches only if the value ofy~ does 
not change while Zj is excited. Every combination of the values of the variables 
Yi constitutes an internal  state of the element. 
DEFINITION 2. An element is normal  if (i) each unstable internal variable 
becomes table as it switches, and (ii) each stable internal variable remains table 
until the value of at least one control input variable changes. 
In the following, we shall always refer to normal elements. Some simple 
elements are described in Fig. 2 that will be used as working examples in the 
paper. 
DEFINITION 3. A net is an interconnection of elements where each control 
input terminal of an element is eactly connected to one output erminal of another 
element, and vice versa. No delay is present on the interconnection wires among 
the elements. 
DEFINITION 4. In a net, all the output variables and all the internal variables 
of the elements are called state variables. Every value combination of the state 
variables constitutes a state of the net. Each pair of variables (y/~, Za. h) of an 
element E ~ is called a state pair .  The four values of a state pair, i.e., 00, 01, 1 i, i0, 
will be denoted by 0, 1 *, 1, 0", respectively. 
DEFINITION 5. Let S a and S~ be two states of a net. S~ is consecutive to S,  
if it is immediately attained from S,  when some output variables of some 
elements, which are excited in S, ,  switch. The set constituted by a state S,  
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FIc. 2. Some examples of simple elements: (a) a Delay element; (b) a Not element; 
(c) an Exclusive-or element; (d) a Decider element; and (e) an Arbiter element. 
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and by all its consecutive states is denoted by cs(S~). I f  no output variable of 
any element is excited in a state S~, there is no state consecutive to So, and So 
is stable. 
DEFINITION 6. A sequence of states of a net, Sa ,  Sa+l ,..., S~+~, S~+~+1 ,..., 
Sb, such that S~+~+ 1 is consecutive to Sa+~, u = 0, 1,..., b - -  a - -  1, is said to be 
an allowed sequence starting from S~. A state S a is successive to a state S 0 , 
if S a follows Se in an allowed sequence. The set constituted by a state Sa and 
by all its successive states is denoted by ss(S~). 
The behavior of a net which is initially in a state S~ may be described by an 
allowed sequence graph with respect o S~. 
DEFINITION 7. Let Sa be a state of a net. The allowed sequence graph with 
respect o S a is a directed graph in which the nodes are associated with the 
states of the allowed sequences starting from S a , a directed arc connecting the 
node associated with a state Sv to the node associated with a state consecutive to 
Sb • I f  a state S c is consecutive to a state S~ for one or many, but not all, com- 
binations of the parameter values, the directed arc connecting the nodes associated 
with S b and S c , respectively, is marked by such combinations. 
A net is depicted in Fig. 3a, and its allowed sequence graph with respect o 
the state S 1 = 0"000 is given in Fig. 3b. In each state of the graph the uth 
symbol (from left to right), u = 1, 2, 3, 4, represents the value of the uth state 
pair (y~,  Z~). 
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FIc. 3. (a) A persistent and active net  with respect o the state $1 = 0"000. (b) The 
allowed sequence graph with respect o the state $1 • 
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DEFINITION 8. In  a net an output  variable of an element is persistent with 
respect to a state Sa i f  in each allowed sequence starting from S a there are no 
states Sb and S c ~ cs(S0), such that the variable has the same value in S b and in 
S c and is only excited in S b . A net is persistent with respect o a state S,  i f  each 
output variable of every element is persistent with respect o S a . 
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FIG. 4. (a) Another example of persistent and active net with respect o the state 
$1 = 000000". (b) The allowed sequence graph with respect o the state $1 • 
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Note that in a persistent net no signal is lost, as it is not possible for the value 
of a state pair to change from 0* to 0 or from 1" to 1. The persistence property is 
an extention to the nets described here of the "semimodularity" property 
introduced by Muller and Bartky (1959) and Miller (1965), and it is similar to the 
"a-condit ion" used by Patil (1970). 
DEFINITION 9. A net is active with respect to a state Sa if no state Sv c ss(Sa) 
is stable. 
The concept of an active net is similar to the concept of the "wel l - formed" 
control network used by Bruno and Altman (1969). 
In an active net a part of the net may hang-up for all combinations of the 
parameter values, but whatever values the parameters assume the net as a whole 
may not. 
a) 
~1 =1 ~01 =0 ~ S l ~  
b) 
FIG. 5. (a) Another persistent and active net with respect to the state $1 = 0"0"00. 
(b) The allowed sequence graph with respect to $1 • 
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The net in Fig. 3 is persistent and active with respect o its state S~. Other 
persistent and active nets are depicted in Figs. 4 and 5, and will be used (as 
well as the net in Fig. 3) as working examples in the following sections. 
3. INTERCONNECTING Two NETS 
In the following we consider the nets constituted by a set of generic elements, 
by some Delay elements, and by some Not elements. A net of such a type will be 
called a block and the set of generic elements will be called the module. In Fig. 6a 
three different blocks are shown. By merging Not elements and Delay elements 
of several blocks, we will obtain a greater net, called a modular net (see Fig. 6b). 
Then a modular net is constituted by several parts (modules) interconnected by 
means of pairs of wires (links), each link arising when a Delay element of a block 
and a Not element of another block are merged together. 
Relative to a large class of blocks (including all the persistent blocks), a two- 
way relation is established (see Theorems 1 and 2) between the states of the 
blocks to be interconnected on one side, and the states of the resulting 
modular net on the other side. Such a relation allows us: 
(a) to construct (see the Construction Rule) the allowed sequence graph of 
the modular net by starting from the allowed sequence graphs of the blocks; 
(b) to prove (see Theorem 3) that in a modular net the modules com- 
municate on every link according to the following rule (ready-reply rule): if a 
signal, sent by a module M i on a wire W~ j, reaches a module M J', no other 
signal on W~ j reaches M j until a signal, sent by M j on the other wire W~ i of the 
same link, as reached Mi; and 
(c) to determine (see Theorems 4 and 5) necessary and sufficient conditions 
on the allowed sequence graphs of the blocks, under which the resulting modular 
net is persistent and/or active. 
For the sake of clarity, in this section we shall refer to modular nets obtained 
by interconnecting two blocks, and in the next section we shall generalize 
definitions and theorems to the case of an arbitrary number of blocks. 
DEFINITION 10. Let B 1 and B ~ be two blocks, and let Sla(1) and S~(2) be, 
respectively, their initial states. Let B 1 be constituted by a module M 1, by r ~ 
Delay elements Du 1, u = 1, 2 ..... r 1, and by r ~ Not elements N~ 1, v ~- 1, 2 , . ,  r 2. 
Let B ~ be constituted by a module M 2, by r ~ Delay elements D,  ~, and by r I Not 
elements Nu 2. Let Zadu 1 (Zad~ 2) and Zbdu 1 (Zbdv ~) be, respectively, the control 
input variable and the output variable of Du 1 (DvU). Likewise let Zany 1 (Zan~ 2) 
and Zbn~ 1 (Zbnu ~) be, respectively, the control input variable and the output 
1 ss(S~(1) ) of B 1 and a state variable of N~ 1 (N~). If  there is a state S~(1) 
S~(~) 6 ss(S2a(2)) of B z such that the values of Zadu 1, Zbdu 1, Zany 1, Zbnv 1 in $1(1) 
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a) 
FIG. 6. 
b) 
(a) Three blocks to be interconnected. (b)The resulting modular net. 
2 are equal, respectively, to the values of Zbn~ 2, Zan~ ~, Zbdv ~, Zad~ 2 in Se(2t, for 
u = l, 2,..., r 1, v = 1, 2,..., r e, then B 1 and B 2 are two connectable blocks with 
respect o the pair of states {S~m, 2 M 1 Se(2) }. The modular net C = u M 2 is the 
net obtained from B 1 and B 2 by: 
(i) connecting (1) the control input wire and the output wire of D~ 1, 
respectively, with the output wire and the control input wire of Nu 2, and (2) 
the control input wire and the output wire of N,v 1, respectively, with the output 
wire and the control input wire of DvZ; 
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(ii) removing Du 1, N,  1, D, 2, Nu2; for all u and for all v. The initial state of 
C (connection state) is denoted by S~c~ = S~I )u  S~(2~. The variables of C 
obtained by merging Zadu 1 with Zbnu% Zbdu 1 with Zanu% Zan~ 1 with Zbd, 2, 
and Zbn~ 1with Zad~% are denoted, respectively, by Zd~ 2, Zn~ 1, Zn~% Zd~ ~. 
Two connectable blocks with respect o the pair of states {$11 ~ 000000", 
$1 e = 0"0"00} are shown in Fig. 7a (these are the nets depicted in Figs. 4 and 
5, respectively). The resulting modular net is shown in Fig. 7b. 
In the following we refer to two connectable blocks B 1 and B 2, and the 
notation of the previous definition is used. Moreover, S 1, S ~, and S c, with 
subscript symbols, denote, respectively, a state of B 1, a state of B% and a state 
of C. 
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FIG. 7. (a) Two connectable blocks with respect to the pair of states {$11 = 000000", 
Sx 2 = 0"0"00}. (b) The resulting modular net. 
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DEFINITION 11. Two s ta tes  S i l l )E  SS(Xel(1,) and S~(e)~ ss(S~(~)) are said to 
be correspondent, and are denoted by Sgl(1) ~ $2(2) , if: 
(i) the values of Zad, 1, Zbd, 1, Zan~ 1, Zbnv 1 in S~(1) are equal, respectively, 
to the values of Zbn, 2, Zan, 2, Zbd~ e, Zad~  in S~(2) , for u = 1,2,...,r 1, 
v = 1, 2,..., re; 
(ii) $1(1) = $1(1) , 32(2) = $2(2); or  $1(1) ~ cs(Slp(1)),  $2(2) E CS(S2(2)), where 
S~(1 ) e <---)* Sp(2)  • 
The pairs of correspondent s ates for the blocks shown in Fig. 7a are listed in 
Table I. Superscripts 1 and 2 refer to the states of blocks B 1 and B e, respectively. 
TABLE I 
{s~ , &~} {&~, s~ ~} {x~ , xe) {s~, s~ ~} {s~ , z~ :} {&~, &~} 
1 2 S 1 1 1 1 (s~, x~ ~} {s0, s~ } { ~, x, ~} {&0, s~ ~} {s~, s, ~} {x~, &~} 
2 S ~ ~ ~ 2 ~ S ~ {&~, s~ ~} {&~, & } { 3, $8 ~} {s 0, s~ ~) {s ,  &~} {s ,  } 
1 css(S1(1)) e o DEFINITION 12. Two states Sg(1 ) (So(e) e ss(S~(2))) and Sq(~) 
ss(S%) are said to be congruent, and are denoted by S}(.  ~ Sg(~)(Sg(e) ~ S;(o,), 
if each control input variable, each internal variable and each output variable of 
every element of M 1 (M e) has the same value in S~(1) (Sg(e)) and in Sg(c). 
Note that the connection state See(c) and the state S~(~) (S~(e)) constitute a pair 
of congruent states. Note also that, i f  $1(1) ~-~ Sg(c ) ($2(2) x Sg(c)) each output 
variable of every element of M 1 (M e) that is excited in S~a I (Sg(2)), is also excited 
in Sg(c) , and vice versa. 
DEFINITION 13. The blocks B 1 and B 2 are said to be mutually normal with 
respect o the pair of states 1 2 So(2)} {Sore , if 
(i) in every state S~(1) belonging to a pair of correspondent s ates, neither 
the variables Zad~ 1and Zbd~ 1nor the variables Zan~ 1and Zbn~, 1 are both excited, 
u = 1, 2,..., r 1, v -~ 1, 2,..., re; 
(ii) in every state S~(e) belonging to a pair of correspondent s ates, neither 
the variables Zad~ 2and Zbd~ enor the variables Zan~ 2and Zbn~ eare both excited, 
u = 1, 2,..., r 1, v = 1, 2,..., r ~. 
1 Note that the blocks B 1 and B e, if they are persistent with respect to Sam 
2 2 and Sa(~), respectively, are also mutually normal with respect to {S lm,  So(e) }. 
Mutual ly normal blocks~ even if nonpersistent, are interesting since from their 
interconnection a persistent modular net can be obtained. 
In  the following we suppose that the blocks B ~ and B e are mutually normal 
with respect o (Sel(1) , 2 So(e)}. 
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The two following theorems establish a two-way relation between the states 
of B 1 and B 2 and the states of the modular net C obtained by their interconnec- 
tion. Such theorems, as well as the other theorems of this section, will be 
generalized in the next section to the case of n blocks, and the proofs of the 
generalized theorems can be found in the Appendix• 
1 2 THEOREM 1. For every pair of correspondent states {S~.m, Sw(2) } there is 
C C 1 c 2 exactly one state S~(c) such that Sw(c) ~ Sw(1) and Sw(c) ~ S~(2) .
THEOREM 2. For every state S~(~)e ss(S~(c) ) there is exactly one pair of 
correspondent s ta tes  {Sw(1) ,1  $2(2)} such that S~a)l ~ S~(c) and S~(2) ~ SC(~) .
As a first result, by taking into account he two-way relation so established, 
we are able to construct he allowed sequence graph of the modular net C by 
starting from the allowed sequence graphs of the connectable blocks B t and B ~. 
Construction Rule. Let G 1, G a, and G c be, respectively, the allowed sequence 
i B 2 2 graphs of B i with respect o Sam, of with respect o Sa(2), and of C with 
respect to S~(c). G ~ can be obtained from G 1 and G 2 by performing the following 
steps. 
(a) Conctrnct he states of C by considering all the pairs of correspondent 
states. The state of C associated by means of the two-way relation with the pair 
of correspondent states i Sum the value {Sw(1), S~(2) } is obtained by taking from 1 
of each internal variable and the value of each output variable of every element 
2 of M 1, and by taking from Sw(2) the value of each internal variable and the value 
of each output variable of every element of M s. This state is denoted by S~(~) = 
2 S~(1) u S~(2) • 
(b) Connect, by means of a directed arc, the node associated with a state 
• c 1 2 c SCw~c) to the node associated with a state S~(c), if Sw(c) = S~(1) k) Sw(2), Sq(c) = 
Sql(1) k..) 8q2,2, , and  Sql(1, E as(S1,1) ) ,  2 
(c) Mark the directed arc connecting the node associated with SC~(c) to the 
node associated with S~(~) by the union of the markings that, possibly, appear in 
1 1 G ~ (on the directed arc connecting the nodes associated with Swm and Sqm )
2 and in G 2 (on the directed arc connecting the notes associated with Sw(~) and 
As a consequence of the two-way relation previously established, an important 
property of the modular nets can be deduced, as stated by the following theorem. 
THEOREM 3. In the modular net C the modules communicate on every link 
according to a ready-reply rule. 
In order to establish if the modular net C is persistent and/or active, the 
construction of the allowed sequence graph G * of C is not needed, but such 
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properties can be deduced by inspecting the allowed sequence graphs G 1 and 
G 2 of the blocks B 1 and B ~. More precisely, Theorems 4 and 5 give necessary 
and sufficient conditions on G 1 and G 2 under which the modular net C is, 
respectively, persistent and active. Also, these theorems are a consequence of the 
two-way relation stated above. 
THEOREM 4. The modular net C is not persistent with respect o the connection 
state Se(c) ~ i f  and only if there are two pairs of correspondent s ates {31(1) , Sw(2)}2 
and 1 {Sq(1, e cs(S~(1)), 2 Sq(2) ~ cs(S~¢a))}, and a state pair st 1 (st 2) of an element of 
the module M 1 (M 2) such that the value of st 1 (s~ 2) changes from O* to 0 or from 1" 
to 1 in the state transition from 1 1 (from ~ 2 Swa ) to Sqm Sw(2) to Sq(2) ). 
An important consequence of the previous theorem is stated in the following 
corollary. 
COROLLARY 1. The modular net C is always persistent with respect to the 
connection state S~(c) if B 1 and B ~ are persistent with respect o their initial states 
2 Sal(1) and Sa(2). 
The modular net shown in Fig. 7b is persistent with respect o $11 k3 $12, 
since the connectable blocks in Fig. 7a are persistent with respect to $11 and $12, 
respectively. 
THEOREM 5. The modular net C is not active with respect o the connection 
state Se(c if and only if there is a pair of correspondent s ates (Sum Sw(~)}2 such 
2 that no output variable of any element of M 1 is excited in Swa ) and no output 
1 variable of any element of M 2 is excited in Sw(2) . 
An important consequence of the previous theorem is stated in the following 
corollary. 
COROLLARY 2. The modular net C is always active with respect to the connection 
state S~(e) if (i) the blocks B 1 and B 2 are active with respect o their initial states 
S~(1) and Sa(2)2 , and (ii) in C there is only one link between M 1 and ML  
The modular net shown in Fig. 7b is not active with respect to St 1 u $12 since 
the pair of correspondent states {S~5 , $6 2} satisfies the hypothesis of Theorem 5. 
4. INTERCONNECTING SEVERAL NETS 
By utilizing the results of the previous ection, it is possible to construct a
modular net constituted by several modules. This can be accomplished iteratively, 
by considering two blocks at every step, by constructing the corresponding 
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modular net and the pertinent allowed sequence graph, and by regarding the 
net so obtained as a block. 
In this section the definitions and the theorems of the previous section are 
generalized to the case of n blocks. This generalization allows us to deduce the 
properties, and possibly the allowed sequence graph, of a modular net obtained 
by interconnecting n blocks, directly from the allowed sequence graphs of the 
blocks to be interconnected. 
The proofs of the theorems of this section are given in the Appendix. 
i 2 n DEFINITION 14. Let B ~, B2,..., B ~ be n blocks and let S~(a), S~(~) ,..., S~(~) 
be, respectively, their initial states. Let B ~, i = 1, 2 , . ,  n, be constituted by a 
module M i, by ~ ~s is s=l,s~i r(ij) Delay elements D~ s, D 2 ,..., D~(is ) , j = 1, 2,..., n, 
j ~ i, and by ~s=l,s~ r(f i)  Not elements is is is N~,N~, . . . ,  j = 1,2,...,n, n Nr (m,  
j @ i. Let Zad~ j and Zbd~ s be, respectively, the control input variable and the 
output variable of D~, u = 1, 2,..., r(ij). Likewise let Zan~ s and Zbn~ s be, 
respectively, the control input variable and the output variable of N~ s, 
v = l, 2,..., r(.fi). I f  there are n states S~(1) ~ ss(Salm), 2 ~ S~(~) ~ ss(S (2)),..., S~(~) e 
ss(S~(~)) respectively of B ~, B2,..., B n, such that the values of Zad~ s, Zbd is, 
Zany, Zbniv s in Si,i, are equal, respectively, to the values of Zbn~, Zany, Zbd~ i,
Zad~ ~ in S~(s), for i = 1, 2,,.., n - -  1,j = i -J- 1, i @ 2,..., n, and u = 1, 2,..., r(ij), 
v -~ 1, 2,, . ,  r(f i), then B ~, Bz,..., B n is a set of connectable blocks with respect o 
the setofstates{S~(1), 2 n S~(2) ,..., S~(~)}. The modular net C = M 1 u M 2 u ". U M n 
is the net obtained from B 1, B2,..., B n by: 
(i) connecting (1) the control input wire and the output wire of D/s, 
respectively, with the output wire and the control input wire of NJu i, and (2) the 
control input wire and the output wire N/s, respectively, with the output wire 
and the control input wire of D~i; 
remowng D~, N/s, Dr ,  N~ (ii) - is si ji 
for i=  1 ,2 , . . . ,n - -  1, j= i+ 1, i+2 , . . . ,n ,  and u= 1,2,...,r(i j), v= 
1, 2,..., r( j i) .  The initial state of C (connection state) is denoted by S~(c~- 
S~(1) w S~(2) w ... w Se~).  The variables of C obtained by merging Zad~ s with 
_Zb -si,~, Zbd~ s with Zany, Zan~ s with Zbd~ i, and Zbn~ s with Zad~  are denoted, 
respectively, by Zd~, ZnSi.-u, Zn~iS, Zd~ 
A set of four connectable blocks with respect o the set of states {$11 = 0"000, 
$12 = 0"000, $18 = 0"0"00, $1 ~ = 0"0"00} is shown in Fig. 8a. The blocks 
B ~ and B 2 coincide with the net depicted in Fig. 3, and the blocks B 3 and B a 
coincide with the net depicted in Fig. 5. The resulting modular net is shown in 
Fig. 8b. 
In the following we refer to n connectable blocks B ~, JB2,..., B n, and the 
notations of the previous definition are used, Moreover, S i, S s and S e with 
subscript symbols denote a state of B i, a state of B s, and a state of C respectively. 
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Fro. 8. (a) A set of four connectable blocks with respect to the set of states 
{$11 = 0*000, S~ 2 = 0*000, $13 = 0*0*00, St 4 = 0*0*00}. (b) The resuIting modular 
net. 
DEFINITION 15. Two states S~(i) ~ ss(S~(i)) and S~(5) c ss(S$(~)) are said to be 
correspondent and are denoted  by S~(~) ¢-~ S~(~), if: 
(i) the values of  ij ij ij Zbn~J in i Zadu, Zbd~, Zany,  Sg(i ) are equal,  respect ively,  to 
the values of  Zbn~ i, Zan~ ~, Zbd~ i, Zad~ i in S~(j, ,  for u = 1, 2,..., r(ij), v = 
1, 2,..., r( j i ) ;  
(ii) Sig(i) = S~(i) , S~(¢) = Sg(j); or  Sig,i)~ cs(S~(1)), X~(j)~ es(S~(j)),  where 
S~(i) ~ S~(j) . 
h set of correspondent states is a set of n states {S~m , S~(2) ,... , S~(~)}, where  
sig(i) 4-+ J S~(j) for i = 1,2 , . . . ,n -  1, j = i+  1, i + 2,..., n. 
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The sets of correspondent s ates for the blocks shown in Fig. 8a are listed in 
Table II. 
TABLE II 
{&1, $1~, &a, $14) 481~, &2, &a, Ss4} {& 1, S1 ~, $1 a, S~} 
{321, 822, 343, 344} {341, 322, 883, 824} 4311, $82, 331 , 814} 
{Sal, &2, S], &4) 4&1, &~, &a, $84} {Ss~, &~, &3, S~o} 
{&l, Sa~, &a, &4} {&l, 812, Ssa, $74} {&l, Ss~, S~o, $14} 
{& 1, s} ,  &~, &~} {&l, s} ,  s} ,  &~} {& 1, &~, 81 "~, 8~} 
4& ~, s}, 883, 8~ ~} 4&~, &~, &~, &~} {&l, &~, s~,, 81'} 
4&~, &2, 30, 3s 4} {&l, &~, &.~, &4} 488 ~, &~, &a, S~4} 
{$4 I,832, 283} 394} 436 I,$12, $132, 874} {34 I,$82, 3134, $341 
S I 1 2 ~ S '  S ~ .~ 4 { 3 ' 34 ~' 393, $8 $} (81 ' 86 ' $7 , 12} 4881, 5 , $7 , 814} 
2 8 4&1, &~, &3, &4} {&l, &2, 3~2, &4} 4&l, & , &~, &4} 
4& ~, 8}, 8, ", &'} 4& 1, So ~', 3o ~, 81~} {&l, &~, S}, 8~o} 
3 4 1 2 3 4311, 322, 31 , $4 } (S  7 , S 1 , 81 , 374} ($61, S 2 33 , 1~, S, ~} 
{&~, 32, &~, $1 ~} 4811, S}, S; ~, &~} 4& 1, 8}, &~, 8~1} 
431 i, 8 2 3 4 "3 I ~ 2 a 2 a a ,S l ,&}  t 7 ,32 ,31 ,S .  4} 4& 1 ,&,S l l~&4} 
S a S ~. S 1 ~ ~ ~ a (341, $12, 8 , 3 ) 4 2 ' 37 , 86 , 314} 4881, 88 , 811 , 811 } 
DEFINITION 16. Two states sig(i)E ss(S~(i)) and S~(c)~ ss(SC(e)) are said to 
be congruent and are denoted by S~i) --~ S~(~), if each control input variable, 
each internal variable, and each output variable of every element of M i has 
the same value in S~(i) and in S~(c) . 
DEFINITION 17. The blocks B 1, B2,..., B" are Said to be mutually normal 
1 2 n i with respect to the set of states {Sin) , Se(2) ,..., Se(n) } if in every state S~(i) 
belonging to a set of correspondent s ates, neither the variables Zad i~ and Zbd i~ 
nor the variables Zan ij and Zbn ij are both excited, for i = 1, 2,..., n, j = 1, 
2,..., i -- 1, i + 1,..., n, and u = 1, 2,..., r(ij), v = 1, 2,..., r( j i) .  
In the following we refer always to n blocks B 1, B2,..., B n, mutually normal 
1 2 n with respect o {Se m , S,{2) ,..., S,(n)}. 
Theorems 6 and 7 establish a two-way relation between the sets of corre- 
spondent states of n blocks on a side, and the states of the modular net obtained 
from such blocks on the other side. 
1 2 n THEOREM 6. For every set of correspondent states {Swm , Sw(2) ,..., Sw(n) } 
~ i , fo r i  = 1,2,...,n. there is exactly one state Sw(~) such that Sw(c) ~ Sw(i) 
THEOREM 7. For every state S~(e) ~ ss(S~(c) ) there is exactly one set of corre- 
spondent states {Slw(1) , 2 S~(~)} such that Sw(i) ~ S~o¢c ) Sw(2 ) ,..., i , for i = 1, 2 ..... n. 
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As a first result, by taking into account the established two-way relation, we 
are able to construct he allowed sequence graph of a modular net by starting 
from the allowed sequence graphs of the blocks from which the net is obtained. 
Construction Rule. Let G i, i = 1, 2,..., n, be the allowed sequence graph 
i G c of B i with respect o S~li) and let be the allowed sequence graph of C with 
respect, to S~(c) • G c can be obtained from G i, i = 1, 2,..., n, by performing the 
following steps. 
(a) Construct he states of C by considering all the sets of correspondent 
states. The state of C associated by means of the two-way relation with a set of 
1 2 n i 
Sw(2  ) , . . . ,  correspondent s tates  {Sw(1) , Sw(n) } is obtained by taking from S~(i) 
the value of each internal variable and the value of each output variable of every 
1 2 element of M i, for all i. This state is denoted by S,~,(c) = Sw(1) v3 Sw(2) u 
• . .  u S , ' ,~ . ( , , ) .  
~,(b) Connect, by means of a directed arc, the node associated with a state 
c __  1 2 n S~(c) to the node associated with a state S~(c) , if Sw(c) - -  S~,(1 ) ~ S~(2 )t.) ... u Swo~) , 
c 1 2 n Sq(~) = S~a ) u Sq(2) u "" U Sq(n) , and Siq(i) c cs(Si(i)), for all i. 
(c) Mark the directed arc connecting the node associated with S~(c ) to the 
node associated with S~(~) by the union of the markings that, possibly, appear in 
G i, i ~ l, 2 , . ,  n, on the directed arc connecting the node associated with 
S~,(i) to the node associated with S~(i). 
As a consequence of the two-way relation established by Theorems 6 and 7, 
the properties tated in the following theorems also hold. 
THEOREM 8. In the modular net C the modules communicate on every link 
according to a ready-reply rule. 
THEOREM 9. The modular net C is not persistent with respect o the connection 
e 1 state Se(e) i f  and only i f  there are two sets of correspondent states {Sw(1) ,
and 2 " Sq(zl ~ cs(S~(2) ) ..... Sq(,,) ~ cs(S,~(n)) } and a 
state pair St i of an element of a module M i, such that the value of st i changes f rom O* 
to 0 or f rom 1 * to l in the state transition f rom Sw(i)i tO Sq(i)i . 
COROLLARY 3. The modular net C is always persistent with respect to the 
connection state S~(c) i f  the blocks B 1, B2,..., B n are persistent with respect o their 
I 2 n initial states Sam,  S~(~) ,..., Sa(~) . 
The modular net shown in Fig. 8b is persistent with respect o S11 vd S12 U 
$13 W $1 ~, as the connectable blocks in Fig. 8a are persistent with respect o their 
initial states $1 ~, $12, $1 a, $14. 
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THEOREM 10. The modular net C is not active with respect o the connection 
state S~(c) if and only if there is a set of correspondent states {Swm ,1  S~o(2)2 ,..-, S~(~)} 
such that no output variable of any element of M i is excited in S~(i) ,for i = 1, 2 , . ,  n. 
The modular net shown in Fig. 8b is not active with respect o $11 • $1 e u 
$13u $14, as the set of correspondent s ates {$41, $4 2, $9 a, $9 ~} satisfies the 
hypotheses of Theorem 10. 
COROLLARY 4. The modular net C is always active with respect to the connection 
state S~(,), i f  (i) the blocks B ~, B2,..., B ~ are active with respect to their initial 
a ~ n (ii) in C each pair of modules is connected at most by states S (1) , Sa(2) ,..., Sa( ) , 
means of one link, and (iii) there is no ring of three or more modules M i, MJ,..., M h, M i 
such that each pair of consecutive modules is connected by means of a link. 
5. CONCLUDING REMARKS 
An abstract model of a control network (net) previously introduced by the 
authors is utilized to solve the problem of obtaining a larger network through 
combination of smaller networks, 
A connection rule is given that consists of merging Delay elements and Not 
elements, and proper connectable nets are considered (blocks). A block can be 
thought of as a set of elements (only one element as a particular case) which 
communicate with the external world by means of pairs of wires and according 
to a ready-reply rule, the external world being schematized as a set of Delay 
elements and/or of Not elements. The net obtained by interconnecting blocks 
is constituted by several parts (modules) that communicate by means of pairs 
of wires (links). 
For mutually normal blocks a two-way relation is established between sets of 
correspondent states of n blocks on one side, and the states of the modular net 
obtained from such blocks on the other side. Such a relation allows us to construct 
the allowed sequence graph of the modular net from the allowed sequence 
graphs of the blocks. Moreover, the relation allows us (a) to prove that in the 
modular net the modules communicate according to a ready-reply rule, and (b) 
to determine on the allowed sequence graphs of the blocks necessary and 
sufficient conditions under which the modular net is persistent and/or active. 
The determinacy property has not been explicitly examined, since the con- 
sidered nets may be nondeterminate even if they are persistent. For example, 
the persistent net in Fig. 7b is not determinate, as it may hang-up or may not, 
depending on the time employed by the output variables of the elements to 
switch when excited. Necessary an sufficient conditions under which the modular 
net is live can be easily determined by taking into account he established two- 
way relation. 
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APPENDIX  
Proof of Theorem 6. First we prove the existence of the state S~(c) (Point (a)), 
and then we prove its uniqueness (Point (b)). 
Point (a). The proof is made by induction. First let us observe that the set of 
1 2 n e 
Se(2)  , . . . ,  correspondent states (Sere, Se(~) } and the connection state Se(c) are 
such that S~(~) ~-~ Si(i) for all i. Second, let us prove that, if there exist a set of 
correspondent s ates {S~(1) , Sg(~l ,..., S~I~)} and a state S~(c) such that Sg(c) ~ S~(i) 
for all i, then for every set of correspondent states {S~(1)~ cs(S~a)), Sy(~)E 
cs(S~(2)),..., S~(n) ~ es(Sg(~))} there exists a state Sy(~) such that S~(c) ~ Sir(i) for 
all i. In fact, in the hypothesis that S~(~) ~ S~(i), we have that: 
(i) each control input variable, each internal variable, and each output 
variable of every element of M i has the same value in S~(i) and in S~(~); 
(ii) each output variable of every element of M i that is excited in Si~(i) is 
also excited in S~(c). 
Moreover, let us suppose that in the state transition from S~(i) to S~(i) the 
i j i variable Zbd~ j (Zbn~ ) switches. Since Sg,)~-~ Sg(j) and J S}( i )~ S}(j), in 
the state transition from S~(jlJ to S¢(~) the variable Zan~ (Zad~ i) switches too, i.e., 
5 Since e ~ it is excited in S~,) .  Sg(~) -.~ s (j), it follows that Zn~ (Zd~ ~) is excited in 
S~(~). Then 
(iii) each control input variable of every element of M i that switches in the 
state transition from S~(il to S~,) is excited also in S~(c). 
Therefore, there exists a state S~(c) c cs(S~(c) ) such that S}(cl ~-~ Sii(i), for all i. 
Point (b). Let us suppose that there are two states S~(e ) and SC(c) such that 
SCw(c) i c i ~.~ S~( 0 and S~(~)~.~ S~(i), for all i. As each internal variable and each 
output variable of every element of M i has the same value (i) in S~(c) and in 
i S~(i), and (ii) in S~,~) and in Sw(i) , it follows that each internal variable and 
each output variable of every element of M ~, i = 1, 2,..., n, has the same value 
in S~(~) and in S~(c) . Then S~.(c ) = S~(c) . 
Proof of Theorem 7. First we prove the existence of the set of correspondent 
1 2 n 
Sw(2  ) , . . . ,  states {Swm, Sw(~) } (Point (a)) and then we prove its uniqueness 
(Point (b)). 
Point (a). The proof is made by induction. First, let us observe that the 
e 2 n connection state Se(c) and the set of correspondent s ates {Sel(1), Se(2) ,..., Se(n) } 
are such that S~(i) ~ S~(c), for all i. Second let us prove that, if there exist a 
state S~(c) and a set of correspondent states {S~(1) , S~(2) .... , S~(~)} such that 
S~(i)--~ S~(c), for all i, then for every state S}(c)E cs(S~(c)) there is a set of 
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correspondent s ates {S~m , S~(2) ,..., S~*(,)} such that Sf(t, ,~ S](e) , for all i. In 
fact, in the hypothesis that S~(i) ~ S~(c), we have that: 
(i) each control input variable, each internal variable and each output 
variable of every element of M i has the same value in S0(c) and in Sig(i); 
(ii) each output variable of every element of M i that is excited in SO(c) is 
also excited in S~(i). 
Moreover, let us suppose that Zd~ i (Zn~ i) is excited in S~(c), and then that 
Zad~ i (Zan~ i) is excited in J S~(j). Since the blocks B 1, Be,..., B n are mutually 
1 2 n normal with respect o {Sin), S~(2) ,..., S~(~)}, it follows that Zbd~  (Zbn~) is not 
excited in S~(~). Then in S~(j)it is Zad~ i = Zbd~ i (Zan~ =/= Zbn~). Since 
sig(i) ~ S~(j) , it follows that in S~(i) it is Zbn ij = Zan~ j (Zbd ij ~ ZadiJ). There- 
. i fore Zbn~ (Zbdij) is excited m S~( o . Then 
(iii) each control input variable of every element of M i that is excited in 
S~(c) , is excited also in S~(i). 
Therefore, there exists a state S~(i)~ cs(S~(i)) such that Sj(i)~'~ S~(c). This 
is true for all i. Moreover, the set of states {S~(t) , S~(e) .... , S~(~)} is a set of 
correspondent s ates, as every pair of states satisfies the conditions given in 
Definition 15. 
i i Point (b). Let us suppose that there are two states Sw(i) and S,,,(i) such 
S~( i  ) ~.~ c i c Sw(c) and S,~(i ) ~.~ Sw(c). Each control input variable, each internal 
variable, and each output variable of every element of M i has the same value 
in i i Sv(i) and in S,~(i ) . The value of the internal variable of a Delay element 
(Not element) is uniquely determined by the value of its control input variable. 
Therefore, each internal variable and each output variable of every element of B i 
has the same value in ~ i i i Sw(i) and in S~(i) . Then S,,(i ) = S~(i) . 
Proof of Theorem 8. Let M i and M j be two modules of C, and let Zdi~ i and 
Zn~ be the variables associated with a link. Let us consider astate S~(c) ~ ss(S~(e) ) 
in which Zd~ j = Ji ij Zn~ (Zdp =/= Zn~i). We want to prove that Zn~ (Zd~ j) cannot be 
exceited in Sg(c) . In fact let SO(c) = S~(1) k3 S~(e) k) "- k3 S~*(n ) and consider the 
i j " c state Sa(~)(S~(i) ). The values of Zdi~ j and Zn~  in S~(c) are equal, respectively, to 
the values of Zbn~ and Zan~ (Zad~J and Zbdi~) in j (S~m).Thenin j i (s~.)) Sa(~) S~( J )  
the variable Zbn~ (Zbd~ j) is excited, and, since B 1, B e ..... B ~ are mutually normal 
1 2 n 
Se(2)  , . . . ,  with respect to {Sere , Seln)} ,  the variable Zan~ (Zadi~ j) cannot be 
excited. Therefore the variable Zn~ (Zd~ ) cannot b e excited in SO(c). Let us now 
consider a state S~(c) ~ ss(S~(,)) in which the variable Zn~  (Zd~ j) is excited. From 
the previous considerations it follows that Zd~ ~, =/~ Zn j~,,~, (Zd~ j = Zn~). When 
Zn~ (Zd~]) switches, i.e., when a signal sent by M~ (M i) reaches M i (MJ), a state 
S~(c) is reached in which Zd'~ = Zn~ (Zd~ j ~ Zn~). The variable.Zn~ (Zd~ j)
cannot become xcited again, until Zd~ j (Zn~) has switched, i.e., until a signal sent 
by M ~ (M~) has reached M j (Mi). 
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Proof of Theorem 9. First we prove that on the hypotheses of the theorem 
the modular net C is not persistent (Point (a)), and second we prove that if C is 
not persistent then the hypotheses of the theorem are verified (Point (b)). 
c e w(c )  = Sw(1) t . )  Point (a). Let Sw(e) and Sq(c) be two states of C such that S c 1 
S~(2) u "" w S~(,~) and S~(c) = S~q(1)u $2q(2)w "" w Sq~(~). Since (i) S~(c) is 
consecutive to Sew(c ) (see proof of Theorem 6) and (ii) the value of s~ i is the same 
i and (2)" i • m Sq(i) and m Sq(~) it follows that the value of st i(1) in Sw(i) and in S~(~) 
E 0 changes from 0* to 0 or from l*  to 1 in the state transition from S~(E) to Sq(E) . 
Therefore C is not persistent with respect o the connection state See(E ) . 
Point (b). Assume that C is not persistent with respect o the connection 
state See(e ) . In this case there is a state pair st i of an element of a module M i 
c ss(S~(c) ) and c consecutive such that and there are two states S~(e) ~ Sq(c) to S~(~), 
the value of st i changes from 0* to 0 or from 1 * to 1 in the state transition from 
e c 1 2 n C 1 Sew(E) to Sq(~). Let S~(c) = Swa )USw(2)U ' ' 'USw( . )  and Sq(c) = Sq(1) u 
n i S~(2) U "'" k) Sq(,~) . Since (i) the value of st i is the same (1) in S~(E) and in S~(i) 
and (2) in Sa(c) and in S~(i), and (ii) i i (in fact c Sq(i) is consecutive to Sw(i) 
i i i siq(i) ~ cs(Sw(i) (see Proof of Theorem 7) and Sq(i) ~ Sw(i)), it follows that the 
value of St i changes from 0* to 0 or from l*  to 1 in the state transition from 
Si( i )  to siq(i) . Therefore the hypotheses of the theorem are verified. 
Proof of Corollary 3. Given the hypotheses of this corollary, the hypotheses 
of Theorem 9 are never verified. 
Proof of Theorem 10. First we prove that on the hypotheses of the theorem 
the modular net C is not active (Point (a)), and second we prove that if C is not 
active, then the hypotheses of the theorem are verified (Point (b)). 
Point (a). Assume that the hypotheses of the Theorem are verified. Let 
i S c be a state such that Sew(~) ~ Sw(i) for all i. No output variable of any w(c)  
i element of i i is excited in S~,(c ) , as none is excited in Sw(i). As this is true for 
all i, it follows that C is not active with respect to See(c) .
Point (b). Assume that C is not active with respect o S~(~). This implies 
that there is a state S~.(c ) ~ ss(See(c)) in which no output variable of any element of 
C is excited. Let {S~m , 2 S~ Sw(2) ,..., (~)} be the set of correspondent s ates uch 
i that Sw(i) ~-~ Sew(c), for all i. No output variable of any element of M i is excited 
i in Sw(i), as none is excited m S~E(c ) . As this is true for all i, the hypotheses of the 
theorem are verified. 
Proof of Corollary 4. First we prove the corollary for n = 2 (Point (a)) and 
then we refer to the case of an arbitrary n (Point (b)). 
Point (a). In the case n = 2, the hypotheses of the corollary imply that in the 
modular net C = M ~ u M ~ the modules M ~ and M 2 are connected only by one 
1 2 link. Let us consider a set of correspondent s ates (S~(1), S,~(~)} and the state 
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1 2 1 SC(o) = ST(l) k) Swl2). Since it cannot happen that Zbdl 2 is excited in ST(l) and 
2 1 Zbn~ 1 is excited in ST(2), i t  follows that in S~1) at least one output variable of 
2 an element of M 1 is excited, or in S~(el at least one output variable of an element 
of M s is excited (B 1 and B e are in fact both active with respect o their initial 
states). Then  in Sea(c) at least one output variable of an element of C is excited. 
Point (b). The modular net C can be thought of as obtained in n - -  1 steps, in 
the pth of which, p = 1, 2 ..... n - -  l, the modular net C ~ = (B 1 w B e u "" k) B ~) 
is regarded as a block B~* and it is connected with B p+I, so obtaining a new 
modular net C ~+~ constituted by two modules M ~* and M ~+~. In  the hypotheses 
of the corollary the two modules M ~* and M ~+1 are interconnected by means 
of one link. Since C 2 is active with respect to S~(1) u Se2(e) (see Point (a)), for 
induct ion it follows that C ~+1 is active with respect to (S~(1) kJ S~ (e) t.) ... k) 
p ,q~O+l S~(,)) u for p ~ 1 = 2, 3,..., n. ~e(~÷l) 
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